


## UNIT I - Mos Transistor Principle

VLSI Design

Hnos transitor.



- NMOS transistor build on P-type substrate is moderate doping.

  - Source and drain are formed by heavily doped n-type impurities adjacent to gate.
  - $\text{SiO}_2$  is placed over the substrate below the source & drain.
  - Over  $\text{SiO}_2$  a layer of poly silicon is formed over which gate terminal is taken.

Operation:-


  - Body is initially grounded. So, Junction is reverse bias.
  - If the gate is grounded no current is flow, transistor is off.
  - If the gate voltage is raised it creates an electric field that starts to attract free electrons towards the bottom of  $\text{SiO}_2$  layer.
  - If the voltage is raised further the electrons out no. the holes and a thin region under the gate called the channel is inverted to act as an n-type semi-conductor.
  - Hence, a conducting path of electrons carrier is formed from source to drain and current can flow. Now the transistor is ON.

## Modes of operation:-


The following are the three types of modes of operation of nMOS transistor.

- Accumulation Mode
- Depletion Mode
- Inversion Mode


### Accumulation Mode



### Depletion Mode



### Inversion Mode



### Accumulation Mode [V<sub>g</sub>>V<sub>T</sub>]

In this mode a small negative V<sub>tg</sub> is applied to the gate. Therefore, positively charged holes are accumulated beneath the gate.

### Depletion Mode [0 < V<sub>g</sub> < V<sub>T</sub>] :-

A low positive V<sub>tg</sub> is applied on the gate, resulting in some positive charge on the gate region. The holes in the body are rippled from the region beneath the gate.

## Inversion Mode [ $V_{Gd} > V_T$ ]:


Higher positive gate voltage is applied which attracts more positive charge to the gate. As a result, the minority carrier i.e. electrons in the p-type substrate are attracted beneath the gate. Thus conductive layer of electrons in the p-type body called channel forms the inversion layer.

## Operating Region of nMOS Transistor:-

There are three operating region.

1. cut-off region 2. linear region 3. saturation region

### Cut-off Region :-




→ In this region  $V_{Gd} < V_T$ .


→ The Source and drain have free electrons.

→ The function blur the substrate and source (or) drain are reverse biased. So, no current will flow. This mode of operation is called cut-off.

### Linear Region:-



→ In this region  $V_{Gd} = V_T$



→ In this region  $V_{Gd} > V_T$


→  $V_D$

called the channel connect the source and drain. The number of carrier and conductivity increases with the gate voltage.

Therefore,  $V_{ds} = V_{gs} - V_{gd}$

- If  $V_{ds} = 0$ , then  $V_{gs} = V_{gd}$ .
- There is no electric field tending to push the electron from source to drain.
- When a small positive potential  $V_{ds}$  is applied. The current-  $I_{ds}$  flows through the channel from source to drain. Thus mode of operation is called linear (or) resistive (or) un-saturated (or) non-saturated region.

### Saturation Region:-



- If  $V_{ds}$  becomes sufficiently larger than  $V_{gs} - V_T$ . The channel is no longer inverted near the drain and becomes pinched off.
- As electrons reach the end of the channel, they are injected into the depletion region near the drain and accelerated toward the drain.
- Above the drain voltage,  $I_{ds}$  is controlled only by the gate voltage. This mode of operation is called saturation region.

## Electrical properties of cross circuit and device Modulation

The electrical properties and device Modulation include the following characteristics.

1. Ideal IV characteristics
2. CV characteristics
3. Non-Ideal IV effects
4. DC transfer characteristics
5. Device modelling.

### Ideal IV characteristics:-



→ The current voltage characteristics is known as IV characteristics.

→ MOS transistors have three operating region.

1. cut-off region 2. linear region 3. Saturation region.
- Cut-off region:-

In this region Gate to Source Voltage  $V_{GS} < V_T$ . So, no current flows from drain to source.  $I_{DS} = 0$ .

### Linear region:-



→ In this region the gate attracts the carrier electrons to form a channel. The electron drift is proportional to the electric drift b/w source and drain.

→ So, the current can be computed by knowing the amount of charge in the channel & the rate which moves.

$$C_{\text{channel}} = C_g + (V_{ge} - V_t) \quad \text{--- (1)}$$

where,

$C_g \rightarrow$  gate capacitance

$V_{ge} - V_t \rightarrow$  amount of  $V_{tg}$  attracting charge to the channel beyond the minimum required to invert from p type.

The main difference b/w the gate to channel potential

$$V_{gc} = V_g - \frac{V_{ds}}{2} \quad \text{--- (2)}$$

→ let us consider the gate as a parallel plate capacitor

$$C = \frac{\epsilon A}{d}$$

$$C_g = \frac{\epsilon_0 \epsilon_{ox} \cdot W_L}{t_{ox}} \Rightarrow C_g = C_{ox} \cdot W_L \quad \text{--- (3)}$$

Where,  $t_{ox} \rightarrow$  thickness of oxide

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \quad \text{--- (4)}$$

sub (4) in (3),

$$C_g = \frac{\epsilon_{ox}}{t_{ox}} \cdot W_L \quad \text{--- (5)}$$

Where,  $C_{ox} \rightarrow$  capacitance per unit area  
Each carrier in the channel is accelerated to an average velocity which is proportional to the electric field b/w source & drain.

$$V \propto E$$

$$V = \mu E$$

Where,  $\mu \rightarrow$  mobility of electrons  
 $E \rightarrow$  electric field b/w drain & source

$$E = \frac{V_{ds}}{L}$$

$$V = \mu \frac{V_{ds}}{L} \quad \text{--- (6)}$$

→ The time required for the carriers to cross the channel length is given by

$$T = \frac{L}{V} = \frac{\text{length}}{\text{velocity}}$$

→ The current b/w the source & drain is the total amount of charge in the channel divided by the time required to cross the channel.

$$\begin{aligned}
 I_{ds} &= \frac{Q_{\text{channel}}}{T} \\
 &= \frac{Cg}{L} e^{V_{gs} - V_T} \\
 &= \frac{Cox \cdot W/L}{L} (V_{gs} - \frac{V_{ds}}{2} - V_T)
 \end{aligned}$$

$$I_{ds} = Cox \cdot W/V (V_{gs} - \frac{V_{ds}}{2} - V_T)$$

$$I_{ds} = \frac{Cox \cdot W \mu}{L} V_{ds} \left( V_{gs} - \frac{V_{ds}}{2} - V_T \right)$$

$$I_{ds} = \boxed{\beta \cdot V_{ds} \left( V_{gs} - \frac{V_{ds}}{2} - V_T \right)}$$

Where,  $\beta = \frac{Cox \cdot W \mu}{L}$


Saturation region :-

For saturation region,  $V_{ds} = V_{gs} - V_T$


$$\begin{aligned}
 I_{ds} &= \beta \left( V_{gs} - \frac{V_{ds}}{2} - V_T \right) V_{ds} \\
 &= \beta \left( V_{gs} - \left( \frac{V_{gs} - V_T}{2} \right) - V_T \right) (V_{gs} - V_T) \\
 &= \beta \left( \frac{2V_{gs} - V_{gs} + V_T - 2V_T}{2} \right) (V_{gs} - V_T) \\
 &= \frac{\beta}{2} (V_{gs} - V_T)^2
 \end{aligned}$$

$$\boxed{I_{ds} = \frac{\beta}{2} (V_{gs} - V_T)^2}$$

For nMOS



For pMOS



## (ii) C-V characteristics:

→ Each terminal of Mos transistor has a capacitance with respect to the other terminal. This capacitance are non-linear and voltage dependent.

→ The capacitance of voltage characteristics has three different types of capacitance Model.

1. Simple Mos Capacitance Model

2. Detailed Mos capacitance Model

3. Detailed Mos Diffusion capacitance Model.

## Simple Mos capacitance Model:

→ The gate of the Mos transistor is a good capacitance higher the gate capacitance to obtain high  $I_{DS}$ .

→ The gate capacitor can be viewed as parallel plate capacitor with a gate on the top and the channel on the bottom between a thin oxide dielectric.

$$C_g = \frac{\epsilon_{ox}}{t_{ox}} \cdot W_L$$

$$C_g = C_0x \cdot W_L$$

→ It specifies the minimum length which related to the speed and consumption of Mos transistor.

→ In the advance Manufacturing process the channel length and oxide thickness are reduced by the some factor which is called Scaling factor.

→ In addition to the gate, the source and drain also add to the capacitance but it is not used by the operation of the device but it have an impact on circuit performance. Hence this capacitance is called as Parasitic capacitance.

## Detailed Mos capacitance:

It has two types (i) Intrinsic capacitance

(ii) overlap capacitance

## Intrinsic capacitance:

$$C_g = C_0 = C_0x \cdot W_L$$

→ Bottom plate of the capacitor depends on the Mode of

operation of the transistor as follows.

(i) Cut-off:

When the transistor is off.  $V_{GS} > 0 \text{ & } V_{GS} < V_T$ . Depletion region forms at the surface effectively more the bottom plate downward from the oxide reducing the capacitance.

(ii) Kinetic:

When  $V_{GS} > V_T$ .

→ Channel inverts and acts as a good conducting bottom plate.  $C_{GB} = 0$ .

→ The channel is connected to the source & drain rather than body. At low values of  $V_{DS}$ , the channel charge shared between source & drain.  $C_{GS} = C_{GD} = \frac{C_0}{2}$

(iii) Saturation:

When  $V_{DS} > V_{GS} - V_T$ .

Transistor saturates & channel pinches off. Because of punch off the capacitance in saturation reduced to

$$C_{GS} = \frac{2}{3} C_0 \text{ for an ideal transistor.}$$

Approximation of Intrinsic Mos Transistor:

Parameter	Cut-off	Kinetic	Saturation
$C_{GB}$	$C_0$	0	0
$C_{GS}$	0	$\frac{C_0}{2}$	$\frac{2}{3} C_0$
$C_{GD}$	0	$\frac{C_0}{2}$	0
$C_g = C_{GB} + C_{GD}$	$C_0$	$C_0$	$\frac{2}{3} C_0$
$C_{GS} + C_{GD}$			

Overlap capacitance:-


→ The gate overlap the source to drain by a small amount and it has strong field with respect to source and drain. This leads to an addition overlap capacitance which is proportional to the width of the transistor.

$$C_{GS(\text{overlap})} = C_{GSOI} \cdot W$$

$$C_{GD(\text{overlap})} = C_{GDOI} \cdot W$$

$$C_{GS01} = C_{Gd01} = 0.2 - 0.4 \text{ fF}/\mu\text{m}$$

[fF - femto farad, 1fF =  $10^{-15}$  F]




### Detailed MOS Diffusion capacitance:-

$$A_S = N \cdot D \quad P_S = 2H + 2D$$

The total parasitic capacitance

$$C_{SB} = A_S \cdot C_{jbs} + P_S \cdot C_{jbssw}$$

→ The reverse bias pn junction b/w the source and the substrate contribute the parasitic capacitance and depends on its area (A) and the sidewall perimeter (P) of the source diffusion region.



Where,

$C_{jbs}$  = junction capacitance per Area

$C_{jbssw}$  = perimeter junction capacitance per length

$$C_{jbs} = C_j \left( 1 + \frac{V_{sb}}{\Psi_0} \right)^{H_j}$$

Where,

$C_j$  = junction capacitance at zero bias


$H_j$  = junction grading coefficient

$V_{sb}$  = Voltage b/w source & bulk

$$\Psi_0 = V_T \ln \left( \frac{N_A N_D}{n^2} \right)$$

the side wall capacitance ( $C_{jbssw}$ ) =  $\left( 1 + \frac{V_{sb}}{\Psi_0} \right)^{H_{ssw}}$

## Variation of an MOS Transistor



### (iii) Non-Ideal IV effect:-

The non-ideal I-V effects include the following.

1. Velocity Saturation and Mobility Degradation.
2. Channel Length Modulation
3. Body effect

4. Subthreshold condition

5. Tunneling

6. Geometry Dependence

### Velocity Saturation

→ At high  $E_{\text{sat}}$ , carrier velocity

noes of


→ carriers scatter off atoms  
in silicon lattice.

Velocity reaches  $V_{\text{sat}}$

Electrons :  $10^7 \text{ cm/s}$

Holes :  $8 \times 10^6 \text{ cm/s}$

..... wave fit



$$V = \begin{cases} \frac{\mu_{eff} E}{1 + E/E_c} & E < E_c \\ V_{sat} & E \geq E_c \end{cases}$$

$$E_c = 2 \frac{V_{sat}}{\mu_{eff}}$$

Sub,

$$I_{ds} = \int \frac{\mu_{eff}}{1 + V_d/E_c} \text{cox} \frac{W}{2} (V_{gs} - \frac{V_d}{2}) V_d, \text{Vds} < V_d, \text{sat.}$$

$\rightarrow$  Note that  $\mu_{eff}$  is also a function of  $V_{ds}$  due to mobility degradation.

$\rightarrow$  Equally the two eqn above at the boundary  $V_{ds} = V_{sat}$

$$V_{ds, sat} = \frac{V_{gs} V_c}{V_{ds} + V_c}$$

$\rightarrow$  Ideal transistor on current increases with  $V_{ds}^2$ .

$$I_{ds} = \mu \text{cox} \cdot \frac{W}{2} \cdot \left( \frac{V_{gs} - V_t}{2} \right)^2 = \frac{\mu}{2} (V_{gs} - V_t)^2$$

$\rightarrow$  Velocity saturated on current increases with,

$$I_{ds} = \text{cox} \cdot W (V_{gs} - V_t) V_{max}$$

### Mobility Degradation:

- High overdrive efficiency reduces mobility.
- collisions with oxide interface.

$$\mu_{eff-n} = \frac{540 \frac{\text{cm}^2}{\text{V.s}}}{1 + \left( \frac{V_{gs} + V_t}{0.54 \frac{\text{m}}{\text{nm}} \text{cox}} \right)^{1.85}}$$


$$H_{eff-p} = 185 \frac{\text{cm}^2}{1 + \left( \frac{1/V_{gs} + 1 - V_t}{0.338 \frac{\text{m}}{\text{nm}} \text{cox}} \right)^{1.85}}$$

### Channel length Modulation:

$\rightarrow$  Reverse biased p-n junction forms a depletion region.

$\rightarrow$  Region blown and P with no carrier

$\rightarrow$  Width of depletion  $L_d$



region grows with reverse bias.

$$L_{eff} = L - L_d$$

- Shorter off gives more current
  - $I_{ds}$  increases with  $V_{ds}$
  - even in saturation.

$$I_{ds} = \beta/2 (V_{gs} - V_t)^2 (1 + 2V_{ds})$$

Where,  $\beta \rightarrow$  channel length modulation coefficient

- Not feature size
- Empirically fit to I-V characteristics.

### Body Effect:-

- The potential diff. b/w source and body effect the threshold voltage. It's a fourth transistor terminal.
- $V_{sb}$  offset the charge required to invert the channel.
- Increasing  $V_s$  or decreasing  $V_b$  increases  $V_t$ .

$$V_t = V_{to} + \varphi (\sqrt{\phi} + V_b - \sqrt{q_s})$$

Where,  $q_s$  = surface potential at threshold.


- Depends on doping level  $N_A$ .

- Intrinsic carrier concentration  $n_i$ .

Where,  $\varphi$  = body effect coefficient

$$\varphi = \frac{kox}{\epsilon_{ox}} \sqrt{2q\varepsilon_{sc} N_A} = \frac{\sqrt{2q\varepsilon_{sc} N_A}}{C_{ox}}$$


### Ideal vs Simulated NMOS I-V plot:-



## Sub-threshold leakage:

→ Sub-threshold leakage exponential with  $V_t$ .

$$I_{DS} = T_{DSS} \cdot V_{GS} - V_{TH} \cdot V_{DS} \left( 1 - e^{-\frac{V_{DS}}{V_{tH}}} \right)$$



- This condition is also known as leakage and often this result is undesired current when a transistor is normally off. Take it the current at threshold

## Application:-


- This is used in very low power analog circuit.
- This is used in dynamic circuit and DRAM.

Leakage increase exponentially as  $V_t$  decreases or as temperature rises.

## Tunnel leakage:-



p-substrate



n-well

Reverse biased p-n junction has some leakage

- Ordinary diode leakage
- Band - to - band tunneling (est)
- Gate induced drain leakage (est)

Reverse - biased p-n junction have some leakage

$$I_D = I_S (e^{\frac{V_D}{V_T}} - 1)$$


Where,  $I_D$  = drain current  
 $V_D$  = drain voltage

### Tunneling

According to the quantum mechanics, there will be finite probability that carrier will tunnel through the gate oxide thus result in gate leakage current flowing into the gate and it exponentially decreased with oxide thickness.

### Temperature Sensitivity:-

- Increasing temperature
  - Reverse bias
  - Reverse V<sub>D</sub>
- $I_D$  decreases with temperature
- $I_{GP}$  increases with temperature



### Geometric Dependencies:

particular dimensions but the actual dimensions get ruined with respect to some parameter. Hence MOSFET is also depends on dimensions of design

$$L_{eff} = L_{bottom} + \chi_L - 2\Delta$$

$$W_{eff} = W_{bottom} + \chi_W - 2\Delta$$

where,

$L_{bottom}$  &  $W_{bottom}$  = Dimensions of transistor width and length.

(iv)

## DC Transfer Characteristics

DC transfer characteristics include the following:

- i. Complementary MOS Transfer Function.
- ii. Beta Ratio Effect.
- iii. Noise Margin.

- iv. Related Transfer Transfer Function.

- v. Pass Transistor DC Chart.

- vi. Triode Transfer.

### Complementary Metal Oxide Semiconductor DC Characteristics

→ DC response:  $V_{out}$  vs.  $V_{in}$  for a gate

Ex: Transistor

- When  $V_{in} = 0$   $V_{out} = V_{DD}$
- When  $V_{in} = V_{DD}$   $V_{out} = 0$
- In between  $V_{out}$  depends on transistor size and current.
- By KCL, must solve such that  $I_{in} = I_{out}$
- We could solve equation.
- But graphical solution gives more insight.

Operation	Circuit	Linear	Saturation
nMOS	$V_{gsn} < V_{th}$ $V_{dn} > V_{th}$	$V_{gsn} > V_{th}$ $V_{in} > V_{th}$	$V_{gsn} > V_{in}$ $V_{in} > V_{th}$
pMOS	$V_{gsp} > V_{tp}$ $V_{in} > V_{pp} + V_{tp}$	$V_{gsp} < V_{tp}$ $V_{in} < V_{pp} + V_{tp}$	$V_{gsp} > V_{gsp} - V_{tp}$ $V_{out} > V_{in} - V_{tp}$
		$V_{gsp} < V_{tp}$ $V_{in} < V_{pp} + V_{tp}$	$V_{gsp} > V_{gsp} - V_{tp}$ $V_{out} < V_{in} - V_{tp}$

$V_{dsn}$  and  $V_{dsp}$  for various values of  $V_{in}$  and  $V_{pp}$ .

## Application:-

- It is used as a multiplexing element, a logic structure, a latch element and an analog switch.


Tristate Inverter :-

→ Tristate inverter is constructed by connecting three transistors gate with an inverter.

- When  $E_{N=0}$  and  $E_{Nb}=1$ , output Y of the inverter is high state.
- When  $E_{N=1}$  and  $E_{Nb}=0$ , output Y of the inverter is low complement of input A.

Application:-

It is used in various types of clocked logic, latches, bus driver, I/O structures & multiplexers.



Device Models:-

SPICE provides different varieties of mos transistor models as given below

- i. **Level 1 Models.**
- ii. **Level 2 and 3 models**
- iii. **BSIM Models.**
- iv. **Diffusion capacitance model.**

Level 1 Models:-

SPICE Level 1 model is also called Shockley-Read-Hall model. This is closely related to Shockley model. The basic current model is given by


$$I_{ds} = \begin{cases} k_p \frac{W_{eff}}{L_{eff}} (1 + \lambda M_A \cdot V_{ds})(V_{gs} - V_t - V_{ds})^{0.5} & V_{ds} \geq V_{gs} - V_t \\ 0 & \text{otherwise} \end{cases}$$

$$V_t = VTO + \text{GAMMA} (\sqrt{P_{RH}} + V_{SS} - \sqrt{P_{RD}})$$

## Ratioded Inverter Transfer Function

→  $V_{in} = V_{DD}$ , the output becomes almost 0. When  $V_{in} < 0$ ,  $V_{out}$  rises to  $V_{DD}$ .

→ In the transfer characteristic for a given  $V_{in}$ ,  $V_{out}$  is obtained with  $R_{in} + R_{out}$ .



## Application:

This is used in limited circumstances where they offer critical benefits such as smaller area.

## Pass Transistor DC Characteristics:

When an nMOS or a pMOS is used alone as an imperfect switch a pass transistor is obtained. Pass gate or transmission gate consists of an nMOS transistor and a pMOS transistor in parallel with gate controlled by complementary signals. When transmission gate is ON, the transmission gate passes both '0' and '1' as well.




Fig.: Symbol of transmission gate

When  $V_S = 0$ ,  $V_{GS} > V_{tn}$ , the transistor is ON and  $I$  flows.

When  $V_S = V_{DD} - V_{tn}$ ,  $V_{GS}$  falls to  $V_{in}$  and transistor is OFF.






Fig. I-V characteristics

### DC Transfer curve:




### CMOS Inverter operation:

Region	p-device	n-device	Output
A	linear	cut-off	$V_{out} = V_{DD}/2$
B	linear	saturated	$V_{out} > V_{DD}/2$
C	saturated	saturated	$V_{out}$ clamp
D	saturated	linear	$V_{out} < V_{DD}/2$
E	cut-off	linear	$V_{out} = 0$

### Beta Ratio output:

→ If  $\beta_n = \beta_p$ , the inverter threshold voltage  $V_{in}$  is  $V_{DD}/2$ . Inverters with different values of beta ratio,  $\beta_n/\beta_p$  are called skewed inverters. If  $\beta_n/\beta_p > 1$ , the inverter is HI-skewed, the inverter is LO-skewed. If  $\beta_n/\beta_p = 1$ , the inverter has normal skew or unskewed. If the input is  $V_{DD}/2$ , the output will be greater than  $V_{DD}/2$ .

→ Other gates : collapse into equivalent inverter.




## Noise Margin:

- Noise margin is related to DC voltage characteristics. Two parameters are used to specify noise margin or noise immunity, namely Low noise margin ( $NM_L$ ) and High noise margin ( $NM_H$ ).
- $NM_L$  is defined as the difference in maximum low input voltage ( $V_{IL}$ ) recognized by the receiving gate and the maximum low output voltage ( $V_{OL}$ ) produced by the driving gate.

$$NM_L = V_{IL} - V_{OL}$$

- $NM_H$  is defined as the difference in minimum High output voltage ( $V_{OH}$ ) of the driving gate and minimum High input voltage ( $V_{IH}$ ) recognized by the receiving gate.

$$NM_H = V_{OH} - V_{IH}$$



O/P characteristics

logical  
high  
O/P range

logical  
low  
O/P range

I/O characteristics

VDD  
 $V_{OH}$   
 $NM$   
 $V_{IH}$

$V_{IL}$   
 $NM$   
 $V_{OL}$   
 $e_{END}$

logical  
high  
I/O range

logical  
low  
I/O range

In determinate  
Region

- Noise margin is defined as the allowable noise at the input of the gain so that the output will not be corrupted.

Where,  $k_p \rightarrow$  Nodal parameter

$W_{eff} \rightarrow$  effective width  $L_{eff} \rightarrow$  effective length

JAMDA = models channel length modulation

$V_{TO} \pm$  zero-bias threshold voltage  $V_{SO}$

BAMMA = body effect coefficient  $\gamma$

PHT = surface potential.

### Level 2 and 3 Models:-

These models added the effect of velocity saturation, mobility degradation, sub-threshold condition and drain induced barrier lowering. Level 2 model is based on Elmore - Frankman equations. Level 3 model is based on empirical equation that provides similar accuracy, faster simulation time & presently not used.

### BSIM:-

Berkeley short channel IGBT MOS this widely used in circuit simulation and it has the following features

1. continuous & differentiable IV characteristics
2. sensitivity to parameter
3. Detailed Modules.
4. short channel effect consideration
5. Multiple gate capacitance Model.
6. Diffusion gate capacitance Model.

### Diffusion Capacitance Model:-

→ Diffusion capacitance determines the parasitic delay of a gate; In SPICE models, the diffusion capacitance between source and body is given by

$$C_{SB} = A_S \cdot C_J \cdot \left(1 + \frac{V_{SB}}{P_B}\right)^{-M_J} + P_S \cdot C_{JSW} \cdot \left(1 + \frac{V_{SB}}{P_{HP}}\right)^{-M_{JSW}}$$

Where,


;  $C_J$ ,  $C_{JSW}$ ,  $P_B$ ,  $P_{HP}$ ,  $M_J$  and  $M_{JSW}$  are SPICE model parameters.

→ The diffusion area and perimeter are used to calculate the junction leakage current.


### ③ STICK DIAGRAM:-

<u>Layer</u>	<u>Colour &amp; Stick Notation</u>	<u>Colour codes</u>
n-diffusion	—	Pineon
p-diffusion	—	Yellow
Poly-silicon	—	Red
metal -1	—	Blue
Metal -2	—	Dark blue or purple
Contact cut	—	black
Via	●	black
demarcation line	- - - - -	brown
Vdd or Vss contact	X	black

### CMOS NAND gate:-



### CMOS NOR gate:-



# UNIT - 2

## COMBINATIONAL LOGIC DESIGN

### PART - B

Explain about static CMOS design in detail:

Static CMOS designs are an extension of static CMOS inverters to multiple inputs. Each gate output is connected to either  $V_{DD}$  or  $V_{SS}$  via a low resistance path.

#### Advantages:


- i) Low Sensitivity to noise
- ii) Good Performance
- iii) Low Power Consumption
- iv) Large fan-in
- v) Similar circuit topology

#### Example:

- \* Complementary CMOS
- \* Raced Logic
- \* Pass Transistor Logic

#### Complementary CMOS:

- \* It is a combination of Pull-up Network (PUN) and Pull-down Network (PDN)
- \* The function of PUN is to connect output to  $V_{DD}$  when the output of logic gate is 1
- \* The function of PDN is to connect output to  $V_{SS}$  when the output of logic gate is 0
- \* In Steady state, either PUN or PDN will conduct



A transistor can be thought of as a switch controlled by its gate signal.

- \* Strong Zeros - NMOS - PDN
- \* Strong Ones - PMOS - PUN


Static Properties:

It has rail to rail swing with  $V_{OH} = VDD$  and  $V_{OL} = GND$


It has no static Power dissipation

The analysis of DC voltage transfer characteristics and noise margins are more complicated than inverter

It depends on data input patterns applied to gate





Example: NAND Gate



Delay Dependencies:

Each transistor is modeled as a resistor in series with an ideal switch.

The resistance value depends on power Supply voltage and an equivalent large signal resistance, Scaled by the ratio of device width over length.



Delay is dependent on the pattern of inputs  
Low to high transition

- both inputs go low
  - delay is  $0.69 R_p / 2 C$
- One input goes low
  - delay is  $0.69 R_p C$

High to low transition

- both inputs go high
  - delay is  $0.69 \cdot 2 R_p C$

### Design Techniques:

- i) Transistor Sizing: This lowers the resistance of devices in series and lowers the time constants. It is effective only when the load is dominated by fan-out.
- ii) Progressive Transistor Sizing: Each transistor is scaled up uniformly.  $M_1 > M_2 > M_3 > M_N$ . It reduces the dominant resistance.
- iii) Input Recording: Some signals are more critical than others. An input signal to a gate is called critical, if it is the last signal of all inputs to assume stable value.
- iv) Logic Restructuring: Manipulating the logic equations can reduce the fan-in requirements and thus reduce the gate delay.

$t_p$  as a function of fan-in :

Gates with a fan-in greater than 4 should be avoided.

$t_p$  as a function of fan-out :

All gates have the same drive current

Slope is a function of "driving Strength"

Fan-in : Quadratic due to increasing resistance and capacitance

Fan-out : Each additional fan-out gate adds two gate capacitance to  $C_L$ .

$$t_p = a_1 FI + a_2 FI^2 + a_3 FO$$

Power Consumption :

i) Static Component: This is only a function of topology of the logic network.

ii) Dynamic Component: This is due to the timing behaviour of circuit. This is also called glitching.

Design Techniques to reduce Switching Activity :

Logical restructuring

Input ordering

Time multiplexing resources

Glitch reduction

The following techniques are used to optimize the static CMOS circuits.

Bubble Pushing

Compound gates

Input ordering Delay Effect

Asymmetric Gates

Skewed Gates

P/N Ratios

Multiple Threshold Voltages

## Raised logic:


It uses weak pull-up and strong pull-down.  
They are designed by following logics

- i) Pseudo-nMOS Logic
- ii) Ganged CMOS Logic
- iii) Source Follower Pull-Up logic
- iv) Cascode Voltage Switch logic

## Pseudo-nMOS Logic:

Pull-up network is same, Pull-down network is replaced by pMOS.

pMOS transistor is always ON.




## Ganged CMOS Logic:

Also called Symmetric NOR.

When one I/p is 0 and other 1, it will act as pseudo nMOS.

When both I/p's are 0, both pMOS turns ON.

When both I/p's are 1, both pMOS turns OFF.



### Source Follower:

Similar to pseudo nMOS gate except pull-up is controlled by inputs

When one  $\bar{I}_P$  is ON, Source follower pulls node  $V_o$  to  $V_{DD}$ .  
This will partially turn OFF  $I_P$  and  $\bar{I}_P$  will be ON.

### Cascade Voltage Switch Logic:

Also called differential Cascade Voltage Switch Logic

Transistor are connected in Series

It has performance of rail-to-rail circuits without static power consumption.

This uses both true and complementary  $I_P$ 's &  $\bar{I}_P$ 's

### Disadvantages:

Reduced input capacitance


Slow rising transitions

Contention on the falling transitions

Static Power dissipation

Non-zero  $V_{OL}$

### Pass Transistor Logic:



If  $B$  is high, then output  $F$  will be input  $A$ .

If  $B$  is low, the bottom transistor will be turned on &  $\bar{F}$  will be 0.

### Advantages:

i) Low Capacitance

### Disadvantages:

i) nMOS is strong at passing 0

ii) Has body effect.

Differential Pass Transistor Logic

Efficient Pass Transistor Logic


CMOS with Transmission Gates

are some of the pass transistor logic circuits.

## # DYNAMIC CIRCUITS:

Dynamic circuits overcome the drawbacks of static circuits by the use of clocked pull-up transistors.  
It operates in 2 modes:

- \* Precharge - clock  $\phi$  is 0
- \* Evaluation - clock  $\phi$  is 1



In dynamic inverter,

During Precharge, input - 1, PMOS & nMOS will be ON  
contention take place.

input - 0, avoids contention

The additional transistor is called a foot.

### Advantages:

- Lower input capacitance
- No contention during switching
- Zero static power dissipation

### Disadvantages:

- Requires careful clocking
- Consume significant dynamic power
- Sensitive to noise

### Applications:

- Used in NOR functions
- Used in multiplexers

### Drawbacks can be overcome by foll. logics:

- Domino logic
- Dual-rail domino logic
- Keepers
- Multiple-D/p domino logic
- NP and Zipper Domino


### DOMINO Logic:

The dynamic - static pair together is called a domino gate.

Single clock can be used to precharge

The static inverter is usually a Hi-Slew gate

Evaluation occurs sequentially.



### Dual - Rail Domains Logic:


It can compute all inverting and non-inverting logic functions

It can be viewed as dynamic form of C V S L.

It can encode each signal with a pair of wires.

Input = 1,  $-l$  is asserted

Output = 0,  $-l$  is asserted




### Disadvantages:

- Requires more ad area
- Requires more wiring
- Requires more power
- Has less efficiency

### Keepers:

Leakage and noise margin problems are addressed  
 If dynamic node,  $X$  is high, output  $Y$  is low  
 If  $X$  falls,  $Y$  rises  
 Noise Margin can be improved by using strong keepers.

### Keepers:



### Multiple -Output Domino Logic:

It is one function is a subfunction of another sub function


$$C_1 = g_1 + p_1 C_0$$

$$C_2 = g_2 + p_2 (g_1 + p_1 C_0)$$

$$C_3 = g_3 + p_3 (g_2 + p_2 (g_1 + p_1 C_0))$$

$$C_4 = g_4 + p_4 (g_3 + p_3 (g_2 + p_2 (g_1 + p_1 C_0)))$$

Example: Look ahead carry adder



### NP and Zipper Domino:

The Hi-Skew inverting static gates are replaced  
 If  $\phi$  is 0, I & III stages precharge high & II - low  
 $\phi$  is 1, all stages evaluate

### Disadvantages:

- Logical effort is worst
- Susceptible to noise

## # LOW POWER DESIGN PRINCIPLES:

Low power dissipation is greater than static power dissipation when systems are active.

For high performance systems, dynamic power consumption per chip is limited to 150W.

Commonly used metrics in low power design are power, power-delay product and energy-delay product.

There are two power reduction techniques.

Dynamic Power reduction

Static Power reduction

## \* Dynamic Power Reduction:

It can be reduced by decreasing the following factors.

- i) Activity Factor
- ii) Switching Capacitance
- iii) Power Supply
- iv) Operating frequency.

### i) Activity Factor:

Static logic has a low activity factor

Clocked nodes have an activity factor of 1

Turn off the clock network whenever possible.

Sense chip temperature and cut back activity, if temperature becomes too high.

Spike may occur, leads to inductive noise.

### iv) Switching Capacitance:

Reduced by choosing small transistors  
Small gates can be used on non-critical paths  
Interconnect switching capacitance can be reduced by proper floor planning

### v) Power Supply:

Choosing low power supply reduces power consumption  
Voltage can be adjusted on operating mode

### vi) Operating Frequency:

In DSP, two multipliers running at half speed can be replaced by a single multiplier at full speed to reduce power consumption.

## \* Static Power Reduction:

It involves minimizing  $I_{\text{static}}$ .

Analog current source and pseudo-nMOS gates are turned off.

Reverse Body Bias (RBB) can be used during idle mode to reduce leakage

Forward Body Bias (FBB) can be used during active mode to increase performance

Adaptive Body bias (ABB) can compensate and achieve more uniform transistor performance

Sub-Threshold leakage can be controlled through the body voltage using body-effect

## #. POWER DISSIPATION:

Static CMOS gates are very power efficient  
They dissipate nearly zero power while idle.

### Instantaneous Power: ( $P_t$ ):

It is proportional to current  $I_{DD}$  and voltage  $V_{DD}$

$$P(t) = i_{DD}(t) V_{DD}$$

### Energy (E):

The energy consumed over time interval T is the integral of instantaneous power.

$$E = \int_0^T i_{DD}(t) V_{DD} dt$$

### Average Power ( $P_{avg}$ ):

$$P_{avg} = \frac{E}{T} = \frac{1}{T} \int_0^T i_{DD}(t) V_{DD} dt$$

The 2 components:



Static Power dissipation

Dynamic Power dissipation

### Static Dissipation:

Occurs due to following factors

- i) Sub-threshold condition through OFF transistors
- ii) Tunneling current through gate oxide.
- iii) Leakage through reverse biased diodes
- iv) Contention current in ratioed circuits.



J/P	nMOS	pMOS	O/P
0	off	ON	1
1	ON	off	0

In both cases, one of the transistor is off.

Ideally, no current flows through the OFF transistor.

It is the product of the total leakage current ( $I_{\text{Static}}$ ) and the supply voltage ( $V_{DD}$ )

$$P_{\text{Static}} = I_{\text{Static}} \times V_{DD}$$

### Dynamic Dissipation:

Occurs due to following factors:

- i) charging and discharging of load capacitance.
- ii) Short circuit current while both pMOS and nMOS networks are partially ON.

During charging, current flow is from  $V_{DD}$  to load.

During discharging, current flow is from load to GND.

Arg. Power dissipation,

$$P_{\text{dynamic}} = \frac{1}{T} \int_0^T i_{DD}(t) V_{DD} dt = V_{DD} / T \int_0^T i_{DD}(t) dt$$

integrating,

$$P_{\text{dynamic}} = \frac{V_{DD}}{T} [T f_{sw} (V_{DD})] = C V_{DD}^2 f_{sw}$$

Dynamic Power dissipation,

$$P_{\text{dynamic}} = \alpha C V_{DD}^2 f$$

STATIC LATCHES AND REGISTERS:

Circuits

1. Bistability principle
2. Multiplexer-based Latches
3. Master-slave edge triggered Registers
4. Low-voltage static Latches
5. static SR Flip Flops


BISTABILITY PRINCIPLE:

Bistable circuits have two stable states (0 and 1). If the output of second inverter is connected to input of first inverter as shown by dotted lines, then three operation points A, B and C exists. If cross coupled inverter is coupled at point C, small deviation  $s$  occurs which is amplified and bias C point moves to operation point A or B. so point C is unstable or metastable.


It can be used as a memory. A trigger is used to change the logic state.

The changing of logic state is made by following ways


- i) cutting the feedback loop (multiplexer based latches)
- ii) overpowering the feedback loop.



TWO cascaded inverters



VOLTAGE TRANSFER CHARACTERISTICS




METASTABLE OPERATION POINT


### MULTIPLEXER - BASED LATCHES:

In negative latch, the D input to the output O input of the multiplexer is selected when the clock is low. D input is present at the output.

When CLK is high the I input of the multiplexer is selected. Since the output of I input of multiplexer is feedback to the output remains same when the clock is high. At this time, the output is stable.




NEGATIVE LATCH




POSITIVE LATCH

In below diagram, when clock is high, the top transmission gate is on. Now feedback loop is open. D input is copied to output Q.

It loads 4 transistors to clock signal. It can be reduced by 2 using nmos only as pass transistor.



## 2. POSITIVE LATCH USING TRANSMISSION GATE



## 3. MULTIPLEXER BASED POSITIVE LATCH USING NMOS PASS TRANSISTOR

In above diagram, when CK is high, the D input is copied to output. When CK is low, the feedback is enabled and Q holds mode.

### disadvantages:

High static power dissipation in first inverter.


## MASTER SLAVE EDGE TRIGGERED REGISTER:

Negative latch act as the master and the positive latch act as slave.

During low phase of clock, the master is transparent and the D input is passed to the master stage output.

In slave hold mode keep its previous value using feedback during high phase of clock, the slave samples the output from the master stage and master remains in hold mode.


The output Q is I/P value D before rising edge of clock to get positive edge triggered effect.



Master slave edge triggered register and its waveform

In below diagram, multiplexers are implemented using transmission gates.

When clk is high, the master stop sampling and goes to hold mode. Now  $T_1$  is off and  $T_2$  is on and cross coupled inverter  $T_2$  and  $T_3$  hold the state Q. At this time  $T_3$  is on and  $T_4$  is off and  $\bar{Q}_{in}$  is copied to the output Q.



Master slave positive edge triggered register

## TIMING PROPERTIES OF MASTER SLAVE EDGE TRIGGERED REGISTERS:

SETUP TIME: The time before the rising edge of the clock that the input data must be valid.

PROPAGATION DELAY: The time taken for the value of data to propagate to the output &


HOLD TIME: The time that the input must be held stable after the rising edge of the clock.

### DRAWBACKS OF TRANSMISSION GATE REGISTER:

- i. High capacitive load in clock signal
- ii. More power dissipation.

### NON IDEAL CLOCK SIGNALS:

Normally delay in inverters is zero. Variations exist in wires that are used to route the two clock signals. Thus effect is called clock skew. This causes overlap.




clock signals overlapping  
Pseudostatic two phase D register

The clock overlap produces two failures such as the output is undefined state. It can be avoided by using two non-overlapping clocks PHT<sub>1</sub> and PHT<sub>2</sub>.

During non overlap time, high impedance state and loop

gain is zero. If the condition holds for long time it is called pseudostatic.




### LOW VOLTAGE STATIC LATCHES:

The scaling of supply voltage is critical for low power operation. Unfortunately certain latches don't function at reduce the supply voltage.

At very low power supply voltage, the input to the inverter cannot be raised above the switching threshold resulting in incorrect evaluation.

However, the use of conditional clock, it is possible that registers are idle for extended periods and the leakage energy expended by registers can be quite significant.





multiple threshold CMOS

## STATIC SR FLIP-FLOPS:

23

A bistable state can change state by overpowering the feedback loop using SR flipflop.

The second input of NOR gate is connected to trigger inputs S and R, that makes it possible to force the output Q and  $\bar{Q}$ . These outputs are complementary.



Forbidden state

### SR FLIP FLOP USING NOR GATES

#### DISADVANTAGES OF STATIC LATCHES AND REGISTERS:

- i. stored value remains valid as long as supply voltage is available.
- ii. complexity

### DYNAMIC LATCHES AND REGISTERS:

Dynamic circuits are based on temporary storage of charge on parasitic capacitors.

The presence of charge denotes a 1 and absence denotes 0. Capacitor has some leakage - the stored value can be kept in for some milliseconds. To preserve signal integrity, periodic refresh is necessary.


### DYNAMIC TRANSMISSION GATE EDGE TRIGGERED REGISTERS:

When clock is 0 input data is sampled on storage

node 1, the slave is in hold mode and node 2 is in high impedance state. On rising edge of clock, the transmission gate  $T_2$  turns on and sampled value at node 1 propagates to output.

### Advantages:

- very efficient
- zero hold time



dynamic edge triggered register

### IMPACT OF NON OVERLAPPING CLOCK:


During 0-0 overlap period, nmos of  $T_1$  and pmos  $T_2$  are simultaneously on. This creates a direct path for data to flow from D input to output Q. This is called race condition.

During 1-1 overlap period, an input output path exists. PMOS of  $T_1$  and NMOS of  $T_2$  take care of hold time constraint. The overlap period is given by

$$t_{overlap\ 0-0} < t_{HLL} + t_{HLL} + t_{T2}$$

The constraint for 1-1 overlap is given by

$$t_{hold} > t_{overlap\ 1-1}$$



Impact of Nonoverlapping clock


### C<sup>2</sup>MOS WITH CLOCK SKEW INSENSITIVE APPROACH:

#### C<sup>2</sup>MOS REGISTER:

A positive edge triggered register based on master-slave concept insensitive to clock overlap. This is called c<sup>2</sup>mcs. It has two phases -

If clock is 0, the enable act as inverter. This inverts the D input or internal node x. The master stage is evaluation mode and slave stage is in high impedance mode. M<sub>1</sub> and M<sub>2</sub> are off condition and output & retains its previous value stored at x.

If clock is 1, the master stage is in hold mode. M<sub>3</sub> and M<sub>4</sub> are off condition. The slave stage is evaluation mode making x and y in on condition. The value stored is propagate to the output.





DUAL EDGE REGISTER:

When in sequential circuits sample the input on both clock edges.

When clock is 0, M<sub>1</sub> and M<sub>2</sub> is sampling inverted D/p or node x. M<sub>3</sub> and M<sub>4</sub> is in off condition and node y is held stable on falling edge of clock. M<sub>5</sub> to M<sub>6</sub> turns on and drives the intended value of x to the output &


when clock is 1, M<sub>1</sub>, M<sub>2</sub>, M<sub>3</sub>, M<sub>4</sub> turned on - on rising edge of clock, the bottom slave conducts and drives the intended value to output & the data changes on both edges.



CMOS based dual edge triggered register

### TRUE SINGLE PHASE CLOCKED REGISTER:

At user single phase clock, in positive latch, clock is high, the latch is transparent mode and corresponds to two cascaded inverters. The input propagates to output. When clock is low, the latch is hold mode. Now pull up networks are active and pull down circuits are disabled. so no signal never propagate.



use single phase positive latch

## 2. PIPELINES

Pipelining is a designing technique used to increase the operation of datapath in digital processor.


example:

$$T_{min} = t_{cq} + t_{pd} \cdot \text{logic} + t_{su}$$

where,  $t_{cq}$  - propagation delay


$t_{su}$  - setup time of register

tpd, logic - worst case delay path through combinational stage



Reference circuit to compute  $\log|a+b|$

The delay in logarithm function is much longer than delay in registers.



Pipelined circuit to compute  $\log|a+b|$

clock period	Address	Absolute value Logarithm
1	$a_1 + b_1$	
2	$a_2 + b_2$	$ a_1 + b_1 $
3	$a_3 + b_3$	$\log( a_1 + b_1 )$
4	$a_4 + b_4$	$\log( a_2 + b_2 )$
5	$a_5 + b_5$	$\log( a_3 + b_3 )$

$$T_{min, pipe} = t_{cq} +$$

$$\max(t_{pd'} \cdot \text{add} \cdot t_{pd'}) + t_{pd'} \cdot \log + t_{su}$$


## LATCH - VERSUS REGISTER BASED PIPELINES:

Pipelined circuits are constructed by using level-sensitive latches instead of edge triggered register.

It is implemented by using pair transistors based positive and negative latches. The logic is introduced between master and slave.

When CLK and  $\bar{CLK}$  are non-overlapping, the correct pipeline operation is obtained.

Input data is sampled on  $c_1$  at negative edge of CLK and stored on  $c_2$  on falling edge of  $\bar{CLK}$ , and logic block  $F$  starts computation of logic block  $F$  starts. The logic state  $F$  is stored on  $c_2$  on falling edge of  $\bar{CLK}$ , and logic block  $G$  starts.




Two phase pipelined circuit using Dynamic Registers

### NORA-CMOS BASED PIPELINES:


The CMOS based pipelined circuit is race free along as all the logic functions  $F$  between the latches are non-inverting.

During  $(0-0)$  overlap between CLK and  $\bar{CLK}$  all CMOS latches simplify to put up networks.



The only way a signal can race from stage to stage when logic function  $f$  is inverting. It combines CMOS pipeline register and NORA dynamic logic function blocks.

A block that is evaluation during  $\text{clk}=1$  called  $\bar{\text{clk}}$  module-



combinational logic

$\bar{\text{clk}}$  module

	$\text{clk}$ block	$\bar{\text{clk}}$ block
logic	latch	Logic
$\text{clk} = 0$	precharge	Hold
$\text{clk} = 1$	Evaluate	Evaluate precharge

operation mode

## MEMORY ARCHITECTURE:

Large portion of silicon area of many contemporary digital designs is dedicated to storage of data values and program instructions.

More than half of transistors are used for cache memories and it is increased.

Memory is classified based on

i) size

ii) timing parameters

iii) function

iv) Access pattern

v) Input/Output Architecture

vi) Application

### SIZE:

size of memory is defined in terms of bits that are needed to store the data.

The memory sizes in bytes, kilobytes, megabytes, gigabytes or terabytes. It expresses in terms of word.

### TIMING PARAMETERS:

Time taken to retrieve or read data from


memory is called read-access time.

Read access time is defined as delay between

the read request and the moment the data is available

Write access time is the time elapsed between a write request and final writing of the input data.

Read or write cycle time is minimum time required by the memory for successive read or write operation.



#### FUNCTION:

ROM and (read and write memory) RAM are important types of semiconductor memory based on functions. ROM have advantage of both read and write with access time and are more flexible memories.

Data are stored either in flipflops are called static and dynamic memories respectively. RAM are volatile memories in which data lost when supply is turned off. ROM are non-volatile memories in which data cannot lost.

#### ACCESS PATTERN:

Memory locations can be read or written in a random order called Random Access Memory. Memory types with faster access time, smaller area, or a memory with a

special functionality belongs to first-in first-out (FIFO), last-in first-out (LIFO) used as a stack and shift register. content access memory (CAM) also called as associative memory. The match signal remains low if no data stored in memory.

### INPUT/OUTPUT ARCHITECTURE:

semiconductor memories are classified based on the numbers of data input and output ports. Memories with higher bandwidth requirement have multiple input and output ports are called multport memories.

### APPLICATIONS:

most large size memories were packaged as standalone IC's - integration of multiple functions on a single die, an ever larger fraction of memory is now integrated on same die as logic functionality called embedded.

### TYPES:

- i. N-word memory Architecture
- ii. Array structured memory Architecture
- iii. Hierarchical memory Architecture
- iv. content Addressable memory Architecture

## N-word Memory Architecture

91


Memory words are stored in a linear fashion. One word at a time is selected for reading or writing with the aid of a select bit (s<sub>0</sub> to s<sub>n-1</sub>).

If this module is a single-port memory, only one signal s can be high at any time.

A storage cell is a D flip-flop, then select signal is used to activate or close the cell. It is simple and works well for very small memories.

A decoder is selected to reduce the no of select signals.

→ m bits → m bits



N-word Memory architecture

(m bits)

using Decoder

Disadvantages:

i. poor memory access ratio

ii. Not easy to implement

iii. odd shape factor


iv. slow operation

v. high latency

## ARRAY STRUCTURED MEMORY ARCHITECTURE:

To overcome the problem in N-word memory, memory array are organized in vertical and horizontal dimensions with same order of magnitude. The aspect ratio near to unity multiple words are stored in a single row and are selected simultaneously. The address word is partitioned into a column address ( $A_0$  to  $A_{K-1}$ ) and row address ( $A_K$  to  $A_{L-1}$ ).

The row address enables one row of memory, while column pick one particular word.



Array structured memory Architecture

## HIERARCHICAL MEMORY ARCHITECTURE:

Array structured memory architecture works well for memories upto range of 64 kbit to 256 kbit.

Large memories start to suffer from serious speed degradation at the length, capacitance and resistance of word and bit lines become larger.


In large memories add one extra dimension to address space. The memory is partitioned into  $p$  smaller blocks. Each individual block is identical. An extra address word called block address, selects one of  $p$  blocks to be read or written.

### Advantages:

Faster access time

Large power saving

Non-active blocks are put in power saving mode.



### CONTENT ADDRESSABLE MEMORY ARCHITECTURE:

It supports three modes of operation namely read, write and match.


The read and write mode access and manipulate

data in CAM array as in ordinary memory.

The match mode is unique to associative memory.

The comparand block is filled with data pattern to match and the mask word indicates which bits are significant.

Every row that matches the pattern is passed to validity block in CAM array. A bit is required to indicate the highest row that matched.



Content Addressable memory Architecture

## UNIT - IV Designing Arithmetic Building Blocks

### Ripple Carry Adder:

- \* The most commonly used arithmetic operation is addition. Adder is the speed - limiting element so careful optimization is needed for adder design.
  - \* The optimizer is most often at logic or circuit level.
  - \* Logic level optimizer uses term range, the Boolean equations, circuit optimization manipulate summand sizes and circuit topology to optimize the speed.
  - \* A full adder has three inputs and two outputs. A, B are adder input, C<sub>i</sub> is carry input, S is sum output, C<sub>o</sub> is carry output. The output S and C<sub>o</sub> are defined by some intentions.
  - Signals: b (borrow), S (sumbit), P (propagate)
- $b_i = 1$  ensures that carry bit will be generated (1)  
 $D = 1$  ensures that carry bit will be deleted (0)  
 $P = 1$  guarantees that an incoming carry will propagate

*Truth Table Full Adder*

A	B	C <sub>i</sub>	S	C <sub>o</sub>	carry status
0	0	0	0	0	subset
0	0	1	1	0	subset
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate/propagate
1	1	1	1	1	generate/propagate

$$S = A \oplus B \oplus C_i$$

$$= ABC_i + \bar{A}\bar{B}C_i + A\bar{B}\bar{C}_i + \bar{A}\bar{B}\bar{C}_i$$

$$C_o = AB + BC_i + AC_i$$

$$L_i = AB$$

$$D = \bar{A}\bar{B}$$


$$P = A \oplus B$$

Now  $S$  and  $C_o$  is written as a function of  $P$  and  $L_i$  as,

$$C_o(L_i, P) = L_i + PL_i$$

$$S(L_i, P) = P \oplus C_i$$

\*  $L_i$  and  $P$  are functions of  $A$  and  $B$  only are not dependent upon  $C_i$ . Similarly expressions for  $S(D, P)$  and  $C_o(D, P)$  can be derived.



Four bit Ripple carry Adder

\* An  $N$ -bit adder can be constructed by cascading  $N$  Full adder (FA) circuits in series, connecting  $C_0, k-1$  to  $C_i, n$  for  $k=1$  to  $N-1$ , and input carry-in  $C_{i,0}$  to 0.

\* In ripple carry adder the carry bit ripples from one stage to the other.

\* for some  $i/p$  signal, no ripple carry occurs at all. But for some carry has to ripple all the way from LSB to MSB.

\* The propagation delay in this path is called the critical path is defined as worst case delay over all possible input patterns.

\* Delay proportional to the no. of bits in input words  $N$

is given by,

$$t_{\text{add}} = (N-1) t_{\text{carry}} + t_{\text{sum}}$$

where

$t_{\text{carry}}$  - propagation delay from  $C_r$  to  $C_0$

$t_{\text{sum}}$  - propagation delay from  $C_r$  to  $S$

- \* Inverting all inputs to a full adder results in inverted values for all outputs. This is called the inverter property and is expressed as,

$$\bar{S}(A, B, C_r) = S(\bar{A}, \bar{B}, \bar{C}_r)$$

$$\bar{C}_0(A, B, C_r) = C_0(\bar{A}, \bar{B}, \bar{C}_r)$$

## 2. CARRY LOOKAHEAD ADDERS:

The following are the types of carry lookahead adder

- \* Monolithic lookahead adder
- \* Logarithmic lookahead adder

### Monolithic Lookahead adder:

- \* For fast adders it is essential to get around the rippling effect of the carry. This effect is present in both carry bypass and carry select adder. The following relation holds for each bit position in an  $N$ -bit adder.

$$C_{0,k} = f(A_k, B_k, C_{0,k-1}) = b_{k_H} + p_k C_{0,k-1}$$

- \* The dependency between  $C_{0,k}$  to  $C_{0,k-1}$  is eliminated by expressing  $C_{0,k-1}$


$$C_{0,k} = b_{k_H} + p_k (C_{0,k-1} + p_{k-1} C_{0,k-2})$$

The above eqn is suggested for small values for  $N \leq 4$

for greater values of  $N$ , the sum is expressed as

$$C_{0,k} = \sum_{i=0}^k P_i C_{0,k-i} + P_{k+1} C_{0,k+1} + \dots + P_N C_{0,N} + P_0 C_{i,0})])$$

- \* The value of  $C_{i,0}$  equal to 0. The figure shows the block diagram of carry lookahead adder.



Carry lookahead adder

- \* This high level model has some hidden dependencies.
- \* Fig. Shows diagram of minor implementation of four bit lookahead adder.
- \* The circuit employs self duality and recursivity of the carry lookahead adder to build a minor structure.
- \* The large fan-in of the circuit makes it prohibitively slow for larger values of  $N$ .
- \* The fan-out of some of the signals tends to grow exponentially, slowing down the adder even more.

#### Disadvantages:

- \* for a group of  $N$  bits, the transistor implementation has  $N+1$  parallel branches and  $N+1$  transistors in stack
- \* wide gates and large stacks display poor performance.




Fig: Mirror implementation of four bit lookahead adder  
Logarithmic Lookahead Adder.

\* For high speed adders, the carry propagation and generation are organized into recursive trees.

\* A more effective implementation is obtained by hierarchically decomposing the carry propagation into subgroups of  $N$  bits

$$C_{o,0} = G_o + P_o C_{i,0}$$

$$\begin{aligned} C_{o,1} &= G_1 + P_1 G_o + P_1 P_o C_{i,0} = (G_1 + P_1 G_o) + (P_1 P_o) C_{i,0} \\ &= G_{1:0} + P_{1:0} C_{i,0} \end{aligned}$$

$$C_{o,2} = G_2 + P_2 C_{o,1}$$

$$C_{o,3} = G_{3:2} + P_{3:2} C_{o,1}$$

In above equation the carry-propagation process is decompiled into subgroups of two bits.  $G_{ij}$  and  $P_{ij}$  denote the generate and propagate functions of group from  $i$  to  $j$ . These are called block generate and propagate signals.




Fig: Kogge-Stone 16-bit lookahead logarithmic adder

Advantages of Kogge-Stone Structure:

- \* Regular interconnect structure
- \* Early implementation
- \* constant fan-out throughout the tree

Disadvantage of Kogge-Stone Structure:

- \* Replication of carry trees to generate the intermediate carries comes at a large cost in terms of both area and power.

## MULTIPLIERS:

- \* Multiplications are expensive and slow operation. Performance of many computational circuits is decided by the speed at which a multiplication operation can be executed.

\* Multipliers have complex adder arrays.

- \* Consider two unsigned binary numbers  $X$  and  $Y$  that are  $M$  and  $N$  bits wide respectively. Express  $X$  and  $Y$  in binary representation as,

$$X = \sum_{i=0}^{M-1} x_i 2^i \quad Y = \sum_{j=0}^{N-1} y_j 2^j$$

where

$$x_i, y_j \in \{0, 1\}$$

$$\begin{aligned} * \text{The multiplication operation is given by, } Z = XY &= \sum_{k=0}^{M+N-1} z_k 2^k \\ &= \left( \sum_{i=0}^{M-1} x_i 2^i \right) \left( \sum_{j=0}^{N-1} y_j 2^j \right) = \left( \sum_{j=0}^{N-1} y_j 2^{j+i} \right) \sum_{i=0}^{M-1} \end{aligned}$$

- \* Multiplication is performed using a single two-input adder with  $M$  and  $N$  bits wide. The multiplication takes  $M$  cycles using an  $N$ -bit adder.

- \* Fast multiplication is done similar to manually computing a multiplication operation. All the partial products are generated at the same time organized in an array. This structure is called array multiplier. It has three functions.

- \* Partial - product generation
- \* Partial - product accumulation
- \* Final addition

$$\begin{array}{r}
 & 1 & 0 & 1 & 0 & 1 & 0 & \text{Multiplicand} \\
 \times & & 1 & 0 & 1 & 0 & 1 & \\
 \hline
 & 0 & 0 & 0 & 0 & 0 & 0 & \left. \begin{array}{l} \text{Multiplicand} \\ \text{Partial products} \end{array} \right\} \\
 & 1 & 0 & 1 & 0 & 1 & 0 & \\
 + & & & & & & & \\
 \hline
 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & \text{Result}
 \end{array}$$

Fig: Binary multiplication

### (i) Partial - Product generation:

- \* Fig shows partial- product generation logic

Partial product results from the logical AND of multiplicand X with a multiplier bit  $y_i$ . Each row in the partial - product array is either a copy of the multiplicand or a row of zeroes.

- \* If multiplier consists of all ones , all the partial product units , while in the case of all zeros , there is none.

This reduces the no. of generated partial product by half.




Fig: Partial product generation logic

- \* consider an 8-bit multiplier of the form 0111110, which produces 8 in non zero partial- product rows.

Reduce the number of nonzero rows by recording this number

$(2^4 + 2^6 + 2^5 + 2^4 + 2^3 + 2^2)$  into different form. This type of transformation is called Booth's reading. The format is

$$y = \sum_{j=0}^{(N-1)/2} y_j 4^j \text{ with } \{y_j \in \{-2, -1, 0, 1, 2\}\}$$

- \* The 1010...10 represents the worst case multiplier input because it generates the most partial product. Multiplication with 30,19 is equivalent to AND operation multiplying with  $\{ -2, -1, 0, 1, 2 \}$ . This requires combination of inversion and shift logic.

Fig : Modified Booth's Recording

Multiplicand bit	Reduced bit
000	0
001	+ multiplicand
010	+ multiplicand
011	$+2 \times$ multiplicand
100	$-2 \times$ multiplicand
101	- multiplicand
110	- multiplicand
111	0

(ii)

### Partial product Accumulation:

\* Once the partial products are generated, it has to be summed. This accumulation is a multioperand addition. This is done by using a no. of adders that will form an array called array multiplier. The following 3 methods are used for this accumulation

- \* Array multiplier
- \* carry save multiplier
- \* tree multiplier

## \* Array multiplier:

\* Fig shows  $4 \times 4$  bit array multiplier. Generation of  $N$  partial product requires  $N \times N$  2-bit AND gates. Multipliers must area is utilized to add the  $N$  partial products.

- \* This requires  $N-1$   $N$  bit adders. The overall structure is compacted into a rectangle to get a very efficient layout.
  - FA represent Full Adder, HA stands for Half Adder with two inputs.





Fig:  $4 \times 4$  Bit array multiplier

\* Propagation delay in an array organized circuit is difficult to find. The critical path yields an approximate expression for propagation delay as,

$$t_{\text{prop}} \approx [(N-1) + (N-2)] t_{\text{carry}} + (N-1) t_{\text{sum}} + t_{\text{and}}$$



--- critical path!

35




Fig : Ripple carry based  $4 \times 4$  multiplier

- \* All critical paths have to be activated at same time.
- \* Minimization of  $t_{\text{mult}}$  requires the minimization of both  $t_{\text{carry}}$  and  $t_{\text{sum}}$ .

### \* Carry save multiplier:

- \* A more efficient realization is obtained by noticing that the multiplication does not change when the output carry bits are passed diagonally downwards instead of only to right
- \* An extra adder called vector - merging adder is added to generate final result. The resulting multiplier is called a carry save multiplier.

The worst case critical path is given as below by assuming

$$t_{\text{add}} = t_{\text{carry}}$$

$$t_{\text{mult}} = t_{\text{add}} + [N-1] t_{\text{carry}} + t_{\text{merge}}$$


Advantages:

Shorter worst case critical path

Disadvantage :

Increased area cost

Fig:  $4 \times 4$  carry save multiplication



### \* Tree Multiplier:

- \* Partial sum adders are arranged in a tree like fashion to reduce both the critical path and number of adder cells.
- \* consider four partial products each of which is four bits wide as shown in fig (a). All other columns are less complex as shown in fig b.

\* The first type of operator used to cover the carry in full adder, which takes three inputs and produces 2 outputs: the sum, located in the same column and carry, located in next one Full adder called 3-2 compressor

Partial products:

Fruit stage

6	5	4	3	2	1	0	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0

Second stage:

Final adder

6	5	4	3	2	1	0	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0

(a)

(b)

(c)

(d)

Disadvantage :

- \* very irregular
- \* complicated layout

Final Addition :

The final step for computing the multiplication is to combine the result in the final adder. The choice of the adder style depends on the structure of the accumulation array.

#### 4. Dividers:

The following methods are used to divide integers.

- \* combinational divider
- \* sequential divider
- \* dividing by a constant

Combinational divider:

\* consider two unsigned binary numbers,  $D$  m-bit dividend,  $d$  n-bit divisor. The division consists of finding two unsigned binary numbers,  $c$  the quotient and  $r$  the remainder, with  $r \leq d$  and  $D = c \times d + r$ .





Fig combinational division

- \* Fig. has 4 bit dividend by a 4-bit unsigned divisor.  
Shows ce and cs cell respectively - the length of the dividend  
is  $m = 2^{n-1}$ .

- \*  $T_4$  result is +ve, quotient bit is 1 and difference passes to next stage as a MSB of the modified dividend.
- \*  $T_3$  result is -ve, the quotient is 0 and dividend unchanged passes to next stage. The remainders  $r_3, r_2, r_1, r_0$  are obtained.


**Sequential divider:**

- \* Sequential division that divides  $D, \geq 2^{n-1}$  bits by  $d, \geq n$  bits using  $n$  clock pulses. The circuit has three ce cells, two cells, one 4 bit latch to store the divisor d and 8 bit register for dividend  $D$ .
- \* The first requires  $(D_7, D_8, D_9, D_{10})$  reading and writing. The second  $(D_3, D_2, D_1, D_0)$  must be shift register, serial I/P and o/p.
- \*  $D_7$  is 0 before starting to divide and divisor is shifted no MSB bit of  $d$  is 1.



**Dividing by a constant:**

Fig. shows sequential division by a constant 10. The sequential division is particularized to divide by 10 ( $10_{10} = 1010_2$ ) with unsigned 4-bit



## SHIFTERS:

- \* Shift operation is an arithmetic operation. This requires adequate hardware support. Shifters are used in floating units, scalers and multiplication by constant numbers.
- \* Programmable shifter is more complex and requires active circuitry.

\* Fig. Shows one bit left-right shifter. Depending on the control signals, the input word is either shifted left, or right or unchanged.

This approach is complex and slow for large shift values. They are two types :

- \* Barrel Shifter
- \* Logarithmic Shifter




Fig: One bit left-right Shifter

### Barrel Shifter:

- \* It consists of an array of transistors, in which the no. of rows equals to word length of data, no. of columns equals to maximum shift width. The control values are loaded diagonally through the array.

### Advantage:

- \* Signal has to pass through at most one transmission gate
- \* propagation delay is constant
- ↳ used for small shift values.

### Disadvantage:

- \* capacitance at the input of buffers varies linearly with maximum shift width




Fig: Barrel Shifter

- \* Layout size in barrel shifter is not dominated by the active transistors, but the no. of wires running through the cell.
- \* The size of the cell is bounded by the pitch of the metal wires.

- \* When selecting a shifter, the format in which to present the shift value is provided. Barrel shifter needs a control value for every shift bit.

- \* The shift values required comes in an encoded binary format represented as 11 for shift over three bits

### Logarithmic Shifter:

- \* It uses staged approach for shifting. The total shift value is decomposed into shift over powers of two.
- \* A shifter with a maximum shift width of  $M$  consists of  $\log_2 M$  stages, where  $i^{\text{th}}$  stage either shifts over  $2^i$  or passes the data unchanged.

The control word for this shifter is already encoded and no separate decoder is required.




Fig: 4.24 (book) Logarithmic shifter with minimal shift width of seven bits to the right

- \* Speed of the logarithmic shifter depends on the shift width in logarithmic way.
- \* An N bit shift requires  $\log_2 N$  stages. Plus intermediate buffers are carefully introduced.
- \* For larger shift values, the logarithmic shifter becomes more effective, in terms of both area and speed.
- \* The shifter is easily parameterized, allowing for automatic generation.

## UNIT -V

### 1. FPGA BUILDING BLOCK ARCHITECTURES

All programmable ASICs or FPGAs contain a basic logic cell. The basic logic cell is replicated in a regular array across the chip.

Three different type of basic logic cells:

- i). Multiplexer based logic cells.
- ii). Look-up table based logic cells.
- iii) Programmable array logic based logic cells.

Four programming techniques for the selection of these logic cells.

- i). Actel ACT
- ii) Xilinx LCA
- iii) Altera FLEX
- iv) Altera MAX.

#### 1.1. Actel ACT: Actel ACT has three logic family.

- a). Act 1
- b). Act 2
- c). Act 3.

Act 1 → Uses one type of logic module

Act 2 & Act 3 → Uses two different type of logic module

1.1.1. Act 1 logic Module: This logic function is build using an Actel logic module by connecting logic signals to some or all the logic module inputs and by connecting any remaining logic module inputs to V<sub>DD</sub> or GND.

fig: functional  
behaviour of  
Actel ACT 1.





fig: Circuit level  
implementation of  
Actel ACT 1.

### 1.1.2. Act 2 and Act 3 logic Modules.

The Act 2 and Act 3 architectures uses two different types of logic modules.

- i). Sequential element implementation that can be configured as a flip flop. in fig.②.
- ii). Sequential element configured as positive edge triggered D flip flop. in fig ③.





fig @. Sequential element implementation that can be configured as a flip-flop.



flip flop macro




fig ⑤. Sequential element Configured as positive edge triggered **D** flip-flop.

## 1.2 Xilinx CLB

Xilinx CLB basic logic cells are called the Configurable Logic Blocks or (CLBs). CLBs are bigger and more complex than the Actel logic cells. Xilinx CLBs contain both combinational logic and flipflops.

### 1.2.1 XC3000 CLB.




fig: XC3000 CLB.

- 1.2.1. The above figure has,
- five logic inputs (A-F)
  - A Common clock input
  - An asynchronous direct-reset input (RD)
  - An enable (EC)

Two CLB outputs X and Y are connected independently to the flip-flop output  $\bar{A}X$  and  $\bar{B}Y$ .

A 32-bit look up table (LUT), stored in 32 bits of SRAM, provides the ability to implement combinational logic.

### 1.2.2 XC4000 logic block.

This is a Complicated basic logic cell containing 2 four-inputs LUTs that feed a three input LUT. This has special fast carry logic hard-wired between CLBs.

MUX Control logic maps four control inputs ( $C_1-C_4$ ) into the following four inputs.

- i) HI-LUT input      iii) EC - Enable clock
- ii) DIN - Direct IN      iv) S/R - Set/Reset Control.

The Control inputs is ( $C_1-C_4$ ) is used to control the use of the F' and G' LUTs as 32 bits of SRAM.





Fig: Xilinx XC4000 CLB.

### 1.2.3. XC5200 logic block L.

This is a Simpler logic cell.

The arithmetic carry logic is separate from the LUTs.

A limited Capability to cascade function is provided to gang two LC's in parallel to provide the equivalent of the five input LUT.



### Xilinx CLB Analysis:


Usage of LUT in a Xilinx CLB to implement Combinational logic is both an advantage and disadvantage.

#### 1.3.1. Altera FLEX.

LE (logic element) is used in Altera FLEX 8000 Series of FPGAs.

FLEX Cell resembles XC5200 LC architecture and based on SRAM programming technology.

The FLEX LE uses four-input LUT, a flipflop, cascade logic and carry logic.



Altera flex architecture.

#### 1.4.1. Altera MAX.

The figure a) shows a simple two level logic circuits that implements sum of products.

This representation is simplified by drawing the input lines to a multiple -input AND Gate as if they were one horizontal wire.

This structure is called programmable array logic.




fig. a). Two level logic array.




fig: Organised sum of products




fig: programmable AND plane.

EPRDM transistor  
with normal ( $V_T$ )

EPRDM transistor  
with high ( $V_T$ ).




fig: EPRDM logic array.




fig: Wired logic.

## 2x. STANDARD CELL DESIGN

Each standard cell in a library is rectangle with same height but different widths.

The bounding box (BB) of a logical cell is the smallest rectangle that encloses all of the geometry of the cell.

BB is determined by the well layers.

Cell connectors or terminals are placed on the cell aboutment box (AB).

Physical connector is a piece of metal to which wires are connected. Standard cells are constructed in such a manner that they are placed next to each other horizontally with the cell touching AB.




figure:  
Standard cell.




figure: m<sub>1</sub> and Contact layers.




fig: Equivalent Schematic of standard cells.

## ASIC CELL LIBRARIES

7 Lr

Cell library is very important in ASIC design. For MAs and CBICs there are three choices to have the cell library.

- i) ASIC manufacturer will supply a cell library.
- ii) Cell library is bought from a third-party library vendor.
- iii) Build your own cell library.

In the first choice, an ASIC manufacturer provides the library that makes to use a set of design tools approved by the ASIC manufacturer to enter and stimulate our design. This library is normally a phantom library.

The second and third choices need to make a buy or build decision. This is called Customer owned tooling (COT).

The third choice is to develop a cell library in house.

Each cell in an ASIC cell library contains the following:

- i). Physical layout: In programmable ASIC cell layout is part of programmable ASIC design.

- v). Behavioral Model: Needed because simulation at the detailed timing level takes too long for a complete ASIC design.
- vi). Verilog / VHDL model: This models are required in addition to the models for a particular logic simulations.
- vii). Timing Model: Needed to determine the performance of the critical pieces of an ASIC. Library engineers simulate the delay of each cell a process known as characterization.
- viii). Test strategy:
- ix). Circuit Schematic: cell designer can perform simulation for complex cells. Called layout versus schematic (LVS) check.
- x). Cell icon: Each cell needs a cell icon together with connector and naming information.
- xi). Wire load model: For the statistical estimate of the capacitance for a net in a given size circuit block. This needs a look up table known as wire load model.
- xii). Routing Model: For this simpler representation called phantom is needed. Phantom of a physical layout contains all necessary information.

### 3. ARRAY BASED DESIGN

#### 3.1. Gate array based ASICs.

Gate Array (GA) based ASIC has predefined transistors on the silicon wafer.

The predefined pattern of transistors on a gate array is the base array.

The base array is made up of smallest element called a primitive cell.

The logic cells in a gate array library are called 'macros'.

#### 3.2. Channeled Gate array

The channeled gate array has space between the rows of transistors for wiring.

The channeled gate array is similar to a CBIC. Both use rows of cells separated by channels used for interconnect.





Fig: channeled  
Gate array.

### 3.3. channelless Gate array:

channelless gate array is widely used and is also known as channel free gate array, Sea of gate array, or SOA array.

The features are:

- Top few mask layers are customized interconnects.
- Manufacturing lead time is between two days and two weeks.



### 3.4. structured Gate array:

structured Gate array can either be channelled or channelless.

It is also known as masterslice or masterimage.

Advantages:

Improved area efficiency.


Increased performance

Lower Cost

Faster turnaround.

Disadvantages:


Embedded function is fixed.



### 3.5. Programmable logic Devices.

Features:

- i). No customized mask layers on logic cells
- ii) fast design turnaround.
- iii) single large block of programmable interconnect.
- iv). Matrix of large macro cells.



→ programmable  
interconnect.

### 3.6 Field programmable Gate Arrays.

#### Characteristics:

- i) No mask layers are customized
- ii). Programming basic logic cells and interconnect.
- iii). Core with regular array of programmable basic logic cells.
- iv). Matrix of programmable interconnect
- v). Programmable I/O cells surround the core
- vi). Design turnaround is a few hours.




fig: FPA

## ASIC DESIGN FLOW

- 1). DESIGN ENTRY: Enter the design into an ASIC design systems , either using HDL or Schematic entry.
- 2). LOGIC SYNTHESIS: Use VHDL or Verilog and a logic Synthesis tool to produce a netlist
- 3). SYSTEM PARTITIONING: Divide a large System into ASIC sized pieces.
- 4). PRELAYOUT SIMULATION: check whether the design functions are correct.
- 5). FLOORPLANNING: Arrange the blocks of the netlist on the chip.
- 6). PLACEMENT: Decide the locations of cell in a block.
- 7). Routing: Make the connections between cells and blocks.
- 8). Extraction: Determine the resistance and Capacitance of the interconnect.
- 9). Post layout simulation: check to see the design still works with the added loads.




Fig: ASIC Design flow.

Let the incident initial voltage at each node  $v_{BD}$

assuming to be 1 volt at time  $t=0$

At time, the node is connected to ground. So  $v_0 = 0$  Volt.

At time, the node is connected to ground  
we need to find the voltage from  $v_1$  to  $v_4$  as a function

of time

Elmore obtain some delay in  
voltage reduction from  $v_1$  to  $v_4$  by using the  
RC ladder circuit. The current in any

branch  $k$ ,

$$I_k = -C_k \frac{dv_k}{dt}$$

The voltage at that node  $I$  can be represented as,

$$V_i = -\sum_{k=1}^n R_{ki} \cdot C_k \frac{dv_k}{dt}$$

The node voltages have different values at each point  
in the time but the waveforms are similar.

The linear first order differential equation with  
the following equation.


$$v_i(t) = e^{-t/\tau_{DI}}$$


$$\tau_{DI} = \sum_{k=1}^n R_{ki} \cdot C_k$$

The time constant  $\tau_{DI}$  is called the Elmore's

delay or Elmore's time constant.

The Elmore's delay is different for each node.






### NP and Upper Domino

The Hi-Skew inverting static gates are replaced. If  $\phi = 0$ , I & III stages precharge high & II - low. If  $\phi = 1$ , all stages evaluate.

### Disadvantages:

Logical effort is worst  
Susceptible to noise

### ELMORE IS CONSTANT:



RE CIRCUIT