Hands-on Training in the Cadence Design Suite

A Faculty Development Program on Hands-on Training in the Cadence Design Suite was conducted on 18.05.2026 and 19.05.2026 for faculty members to enhance their knowledge. The program offered practical training in schematic design, layout, and verification using Cadence tools. It helped faculty improve their technical and research skills in semiconductor and chip design technologies.